ASIC design of low power-delay product carry pre-computation based multiplier

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using carry-save adders in low-power multiplier blocks

For a simple multiplier block FIR filter design, we compare the effects on power consumption of using direct versus transposed direct forms, tree versus linear structures and carry-save (CS) versus carry-ripple (CR) adders (for which multiplier block algorithms have been designed). We find that tree structures offer power savings, as expected, as does transposition in general but not always. Se...

متن کامل

Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology

The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...

متن کامل

Low Power Shift and Add Multiplier Design

Today every circuit has to face the power consumption issue for both portable device aiming at large battery life and high end circuits avoiding cooling packages and reliability issues that are too complex. It is generally accepted that during logic synthesis power tracks well with area. This means that a larger design will generally consume more power. The multiplier is an important kernel of ...

متن کامل

Delay-power Performance Comparison of Array Multiplier in Vlsi Design

Multiplication represents a fundamental building block in all DSP tasks. Due to the large latency inherent in multiplication, methods have been devised to minimize the delay. Two methods are common in current implementations: regular Arrays and Wallace trees. For higher order multiplications, a huge number of adders are to be used to perform the partial product addition. Reduction of adders by ...

متن کامل

Banked Approach of Low Power Design of Pre - Computation Based Content Addressable Memory

Content-addressable memory (CAM) or associative memory is used in applications that require large amount of data transfer in less time. It is a storage device that is addressed by its contents. It is able to perform look-up table function in a single clock-cycle. They are mainly used in network routers for packet forwarding and packet classification. But the parallel comparison technique used i...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Indonesian Journal of Electrical Engineering and Computer Science

سال: 2019

ISSN: 2502-4760,2502-4752

DOI: 10.11591/ijeecs.v13.i2.pp845-852